This paper discusses two different modes of breakdown in the reverse-biased I-V characteristics observed generically in bipolar junction transistors ͑BJTs͒ with the base emitter shorted, showing an erratic behavior, in the presence of large displacement currents. Experimental observations related to reverse-biased collector junctions of BJTs, that exhibit two different states of breakdown when a fast voltage ramp is applied are presented. Numerical simulations of the transient behavior of avalanche injection in p / n − / n + structures show that two very close breakdown states coexist. The mechanisms leading to the erratic behavior of the second breakdown are discussed. The jittery nature of the breakdown is attributed to the delay associated with the buildup of the electric field across the n − / n + junction.
I. INTRODUCTION
Displacement current has been shown to play an important role in the fast switching behavior of the matrix of transistors in the Marx bank circuit shown in Fig. 1 . In this circuit, the voltage across each of the reverse-biased p / n junctions collapses due to the application of a fast voltage ramp. 1 Transistorized Marx bank circuits are used for generating high voltage, fast rising pulses for driving pockel cells used for optical pulse switch out in ultrashort-pulse lasers. It has been observed that when the reverse bias across a p / n junction increases sharply near the breakdown region, producing a large displacement current, the device may exhibit either of two different types of breakdown. 1 The sudden collapse of voltage across the p / n junctions and bipolar junction transistors, called second breakdown ͑SB͒, is always preceded by an increased current due to an avalanche breakdown and a delay time before the initiation of the breakdown. [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] Typically, shorter delays of a few nanoseconds occur for current-mode second breakdown, 8, [15] [16] [17] [18] [19] while larger delays of milliseconds have been attributed to thermal initiation. [4] [5] [6] [7] For both of these triggering mechanisms, second breakdown is believed to be due to the positive feedback nature of the current-controlled negative resistance, causing the constriction of current through narrow conducting regions known as hot filaments. In thermal-mode breakdown, the negative resistance is due to enhanced carrier generation caused by heating effects from the generated carriers, while in current mode the effect is due to the avalanche injection at the n − / n + junction. The negative resistance due to transit-time effects in p − − n structures has been extensively studied and has many applications in microwave devices. [21] [22] [23] [24] [25] However, under steady-state conditions at high breakdown current densities in p − − n structures, current-mode second breakdown has been, observed and attributed due to the avalanche injection from both the p / n − and n − / n + junctions. 5 A related behavior-avalanche injection phenomena in bulk silicon n + / n − / n + devices have also been observed at high current levels and explained due to the saturation of the carrier drift velocity at high electric fields and charge storage in the neutral region that causes the electric field to peak at the n − / n + junction. [5] [6] [7] [8] In BJTs with an n + / p / n − / n + structure, high current densities occur during turn-on and turn-off transients when lateral flow of base current produces a voltage drop across the emitter-base junction that leads to the base push-out effect, also known as "current-induced avalanche injection." 8, 14, [17] [18] [19] [20] In the absence of base drive, fast switching has also been observed in BJTs in a class of devices called "avalanche transistors," in which current injection from the emitter-base junction results in redistribution of the electric field across the collector region. [17] [18] [19] [20] It has been experimentally 1 shown that when a fast pulse is applied across the BJT with the base and emitter shorted, the device unpredictably exhibits one of the two modes of breakdown, which is termed erratic mode second breakdown ͑EMSB͒ in the rest of this paper. 1 In another related breakdown mode, trapped plasma avalanche transit time ͑TRAPATT͒ mode of operation, collapse of voltage across reverse-biased p − n junction and its dependence on displacement current has been attributed due to "shockwave-like" avalanche breakdown electric field, traversing the entire junction. [20] [21] [22] [23] [24] [25] In this mode of operation, the role of avalanche injection across n + / n − junction is not considered during the snapback. We investigate the role of propagation of the avalanche shock wave and the collapse due to the avalanche injection at n + / n − in this work. Understanding the physics of breakdown will be of utmost importance to generation of fast and short electrical pulses, which have an important application among others in reliability testing of electrostatic discharge ͑ESD͒ protection in complementary metal-oxide semiconductor ͑CMOS͒ circuit. 13 We describe the generic nature of the erratic and noncatastrophic behavior of the second breakdown found in n − p − n transistors having lowly doped collector regions. This work demonstrates a one-dimensional ͑1D͒ numerical simulation method to understand the physical mechanisms involved in EMSB in p / n − / n + structures. We have associated the process of double injection in TRAPATT breakdown mode to explain the erratic behavior in device breakdown. Through transient simulations, injection across the n − / n + junction due to the buildup of current resulting from avalanche breakdown at the p / n − junction is demonstrated and two distinct modes of breakdown are shown.
The experimental results related to application of fast pulses across the reverse-biased junctions are discussed in Sec. II. Section III presents the physics behind the interaction of avalanche-generated carriers with the field in p / n − / n + silicon structures and the subsequent avalanche injection at the n − / n + junction, leading to snapback across the junction. In this work we have simulated an otherwise complex threedimensional ͑3D͒ behavior of transient simulation of the dynamics of avalanche breakdown by relating it in 1D simulation with the role of enhanced current conditions at the electrode during the transient process. Numerical simulations demonstrating the avalanche injection mechanism and snapback are presented in this section and an explanation of the erratic characteristics of the breakdown is proposed.
II. EXPERIMENTAL OBSERVATIONS AND DISCUSSION

A. Application of high voltage ramp in BJTs with Base Emitter Junction Shorted
In earlier experimental work, 1 the application of fast rise-time, high voltage pulses across a reverse-biased p − n junction of an n − p − n transistor ͑Motorola 2N5551͒ with the base and emitter shorted was observed to cause an erratic collapse of the voltage. The experiment was repeated with n − p − n devices ͑2N5551, 2N5550, 2N2222A, and 2N2221͒ from different manufacturers and different lots.
The experimental circuit used for applying high voltage pulses across the reverse-biased junction of the device under test ͑transistor T2͒ is shown in Fig. 2 . The experimental circuit comprises two stages; the first stage produces a negative pulse as the capacitor C 1 discharges. The negative-going pulse causes the voltage to rise across the device under test. 1 Changing the values of resistance R C and capacitance C can adjust the ramp speed of the first stage pulse appearing across the junction. The device under test can be biased to different voltages by changing V CC . Thus changing the bias voltage V CC can vary the prebreakdown current across T2 prior to the application of the pulse. 1 In Fig. 3 , the bias voltage is first set at V CC = 300 V ͑with reference to Fig. 2͒ , when the negative-going first stage pulse causes a reverse biasing pulse to appear across the collectorbase junction 1 of T2. After an initial rise of voltage across the device ͑A 1 B 1 ͒, during which the current across the junction is a displacement current, the same device exhibits two different modes of breakdown ͑B 1 1 in curve "1s" or B 2 1 in curve "1p"͒. The device either goes to the avalanche breakdown mode or to the secondary breakdown mode. In the avalanche mode, the current continues to increase and the voltage remains clamped to the breakdown voltage. However, in the second breakdown mode, the voltage collapses and the transistor remains clamped in a low voltage and high current state. As the rise time of the input pulse decreases, the device shows greater preference for the SB mode. For extremely fast pulses ͑rise time Ͻ10 ns͒ the device always exhibits the second breakdown behavior. Similarly, for lower ramp speeds ͑rise time Ͼ500 ns͒ the device only exhibits an avalanche mode breakdown. The bias voltage is set at V CC = 400 V across the device, such that a breakdown current flows across the junction of T2 for a considerable time ͑over 10 min͒ after which fast pulses are applied. In each of the cases, the device under test shows a similar rise of voltage each time the fast pulse is applied from the first stage ͑A 2 B 2 ͒. The device goes unpredictably to the two different states of breakdown ͑B 1 2 in curve "2s" or B 2 2 in curve "2p"͒.
After going into the state, the device recovers to the same voltage that appears across the device in the avalanche mode of breakdown. The breakdown point B is marked by the two possible states of breakdown and the delay between the trigger pulse and the transition point B ͓shown as ͑t Fig. 3͔ exhibits jitter for voltage ramps having similar speed. The jitter for a given ramp speed is defined as the variation in the maximum and minimum delays between the 90% point of the trigger pulse and the transition point B ͑measured on a digital storage oscilloscope using the infinite persistence mode of operation͒. The jitter decreases sharply as the ramp speed is increased. For a Motorola 2N5551-transistor and a voltage ramp having a fall time of 100 ns, the jitter is approximately 10 ns and this decreases to 200 ps for a ramp with a fall time of 1 ns. However, for a particular ramp speed, the breakdown voltage associated with second breakdown at B 1 2 is less than the primary voltage at B 1 1 , which is however higher than another second breakdown event at B 1 2 illustrating that the nature of breakdown is erratic.
The above experiments were repeated with different devices ͑2N5551, 2N5550, 2N2222A, and 2N2221͒ from different manufacturers and different lots, but other than the value of the breakdown voltage, the erratic behavior of the breakdown was found to be generic in all devices. Figure 4 shows the jittery nature of breakdown for a 2N2221 device having lower breakdown voltage ͑BV CBO =60 V͒. These low breakdown-voltage devices, though exhibiting this erratic behavior, have a much sharper transition region. The transition between the two modes of breakdown in these devices caused by a change in the ramp speed is very abrupt.
To summarize the features of the breakdown, 
B. Similarity with TRAPATT Operation
The device behavior is analogous to TRAPATT operation, in which the application of a voltage pulse across a Si p − n junction with sufficient time rate of change ͑dV / dt͒ can produce an electron-hole plasma that causes the breakdown electric field to fall significantly, trapping the plasma. [21] [22] [23] [24] [25] Such an ionization wave front is typical of p / n − / n + structures, where the n − region is very lightly doped to the order of N D ϳ 10 14 cm −3 and the time of the propagation are of the order of a few hundreds of picoseconds. In our experiments, the erratic choice between the two breakdown modes exists for ramp rates ranging from 0.002 to 0.02 KV/nsmagnitude of the ramp rate changes an order of magnitude and the device still exhibits the unpredictable nature of breakdown. Changes in the critical breakdown field due to temperature variation can be ruled out, as the device shows no change in the characteristics when a large current flows through the device before the measurement, heating it up.
The behavior of snapback and its subsequent recovery has been experimentally demonstrated to be generic in BJTs having breakdown voltages ͑BV CBO ͒ ranging from 60 to 80 V. In the experiment, the emitter-base junction was shorted and the base-collector portion of the device looks like the p / n − / n + structure shown in Fig. 5 . To confirm that the emitter-base junction is not "turned-on" when the pulse was applied across the transistor, resistors of variable value were placed between the emitter and base terminals of the device under test ͑T2͒ and the above experiments were repeated. For relatively low values of resistance ͑R B =47 ⍀͒, the voltage FIG. 5. Cross section of an n − p − n transistor. In the experiment the base and emitter were shorted and the region of interest is the p / n − / n + structure used for simulation purpose shown in ͑b͒. Ramped voltages were applied across the structure. across the device increased in the same way described above. However, for relatively large resistance values ͑R B = 452 k⍀͒, the voltage across the device was clamped at 218 V, with no increase in voltage across the device. It may be possible that the emitter-base junction may be conducting in subthreshold region resulting from voltage drop due to lateral flow of current through the base when the emitter base is shorted. However, it was observed that flow of breakdown current prior to the application of pulse which would have further turned on the emitter-base diode, does not alter the erratic behavior. These experimental results show that the unpredictable breakdown behavior is not related to crowding of current injected from the base to emitter, which is one mechanism that can initiate second breakdown. 9, 26, 27 We propose a mechanism to explain the erratic choice of breakdown modes based on the phenomenon of avalanche injection in an n + / p / n − / n + structure in the next section.
FIG. 6. ͑a͒ Electric-field distribution in a p
III. MECHANISMS A. Simulation and Model
In TRAPATT mode large displacement current has been shown to cause propagation of shock wavelike pattern in the electric field across the reverse-biased junction. Role of increased current densities leading to a double avalanche injection mechanism has not been considered during the propagation of the above phenomenon. Steady-state breakdown current results when transients involving the propagation of shock wave phenomenon had settled down for a given breakdown voltage across the device and high level of current densities under steady-state conditions causes double injection mechanisms in p / n − / n + structures. In this section we associate the two mechanisms to understand the erratic behavior of the device. The role of displacement current in the 3D structure has been incorporated through 1D transient Fig. 5͒ and the load resistance R L =10 M⍀. Under these conditions current-induced avalanche injection does not lead to regenerative second breakdown process.
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Chatterjee et al. J. Appl. Phys. 97, 084504 ͑2005͒ simulation using variable load resistors, which accounts for the role of increased current density for faster ramps. This section presents simulation results pertaining to current-induced avalanche injection in p / n − / n + structures during the propagation of shock wave across the junction. The device simulations were performed using the twodimensional ͑2D͒-device simulator ATLAS. 28 The impactionization model used for the simulation was the Selberherr model 28 and a p / n − / n + diode structure with varying junction length and varying external load was used for the simulations.
The buildup of the electric-field profile is shown in Fig.  6͑a͒ when the voltage is ramped to 350 V in 1.5 ns with a load resistance of R L =10 M⍀. Avalanche breakdown is initiated in the p / n − junction depletion region as the voltage reaches 290 V in 1350 ps ͓the electric field at the n − / p + is 2.9ϫ 10 5 ͑V/cm͒ and impact generation rate is 5 ϫ 10 22 ͑/cm 3 s͔͒. The ionization wave front travels like a shock wave that propagates through the n − region from time t s = 1350 ps to t s = 1460 ps. After the initiation of the avalanche process, the generated carriers move from the p / n − junction to the n − region. The generated carriers modulate the electric field to peak at the n − / n + junction and the field distribution changes its profile from triangular shape with one peak at p + / n − junction to a profile, which is trapezoidal in shape and peaking both at p + / n − junction and n − / n + junction. Though the field builds up at the n + / n − junction, it does not reach the critical field to cause avalanche injection at this junction. The generation of free carriers and their transport causes redistribution of the electric field, causing oscillatory behavior between t = 1400 ps and t = 2100 ps, as generated carriers modulate the electric field in the depletion region, though not enough to cause avalanche injection. However, if the load resistance is reduced to R L = 100 k⍀, as shown in Fig. 6 , the modulated electric field across the n + / n − junction becomes sufficiently large to cause avalanche injection at this junction. Due to the positive feedback nature of this mechanism, there is more accumulation of carriers, triggering the regenerative mechanism, which eventually leads to snapback phenomenon. The propagation of the avalanche multiplication over the area of the p / n − junction was investigated for different ramping conditions and it was observed that fields higher than the breakdown field can be achieved across the junction only if the voltage is ramped quicker than ϳ150 ps.
In Figs. 7 and 8 , the spatial distribution of electron and hole concentrations, impact generation rate, and electron current densities are plotted at different times for loads of R L =10 M⍀ and 100 k⍀, respectively. The electron distributions ͓shown in Fig. 7͑a͔͒ show that the carriers move from the p / n − junction ͑where they are generated͒, and accumulate in the n − region. However, the hole concentration ͓shown in Fig. 7͑b͔͒ rises slightly in the n − region, causing the field to rise at the n − / n + junction. Thus the impact generation rate ͓shown in Fig. 7͑c͔͒ peaks at the n − / n + junction ͑at t = 1450 ps͒ and settles to a lower steady-state value as the electric field falls, preventing the sustained avalanche injection at the n − / n + junction from causing second breakdown of the device. Figure 8 shows the results when the load resistance was reduced to R L = 100 k⍀ to aid the avalanche injection across the n − / n + junction. The redistributed electric field is strong enough to sustain impact ionization ͓shown in Fig.  8͑c͔͒ at both junctions at t = 1480 ps. As the electron and hole concentrations rise ͓shown in Figs. 8͑a͒ and 8͑b͔͒ the oscillatory behavior due to the transit-time effect is more prominent ͑compared to Fig. 7͒ due to the greater generation rate ͓shown in Fig. 8͑c͔͒ at both junctions. Modulations in electron current densities for both the breakdown conditions are shown in Figs. 7͑d͒ and 8͑d͒. After the regenerative double injection phenomenon is triggered the change in electric field at the n − / n + junction is relatively slow ͑beyond t = 2000 ps͒. Figure 9 shows the buildup of the diode current as a function of time when the voltage is ramped to different levels in about 1500 ps. The figure shows a sharp rise in current ͑which shows the triggering of double injection mechanism͒ for a slight variation in the final ramp voltage for different values of load resistance R L . The device exhibits a sudden jump in the current when the final ramped voltage is varied from 327.5 to 327.8 V when the load resistance is R L = 100 k⍀. There is a delay of a few nanoseconds before the sharp increase in current as the double injection phenomenon takes place. However, after the initial sharp rise in the current shown in the figure, the device shows a slow increase in current as indicated by AAЈ when the final ramp voltage is 327.8 V ͑delay is ϳ6 ns͒. However, this delay is drastically reduced when the voltage is ramped to 350 V in 1.5 ns, the delay being subnanosecond as indicated by BBЈ. When the load resistance is reduced to R L =10 k⍀, the two different breakdown states occur in the voltage range of 324-325 V. When the load resistance is further reduced to 100 ⍀, the transitional range remains 324-325 V.
Since the processes of ͑a͒ impact ionization, ͑b͒ increase in electron concentration and resulting current density, and ͑c͒ redistribution of electric field are highly coupled, the cumulative process is nonlinear and the associated delays in the process are very sensitive to the boundary conditions, explaining the large variation in the delay associated with the onset of second breakdown in Fig. 9 . Simulation results also show that shortening the length of the n − region leads to a decrease in the voltage where the transition region occurs. When L D− =20 m, the voltage where the transition occurs is V t = 335 V and at L D− =16 m, V t = 316 V.
B. Erratic Behavior
Second breakdown can be interpreted as currentcontrolled behavior of the avalanche generated current. The 
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electric-field buildup at the n − / n + junction is related to the current density in the n − / n + junction region. The increased ramp speed leads to greater current density at the n − / n + junction and results in conditions in which second breakdown is more probable. The current density needs to change by only a small amount to create the critical breakdown electric field at the n − / n + junction, triggering the regenerative process that leads to greater probability of second breakdown.
The erratic nature of the second breakdown can be explained due to the extremely sensitive nature of the build up of breakdown field at n − / n + junction to the initial conditions and fluctuations in the voltage ramp rate.
IV. CONCLUSION
Experimental results pertaining to the erratic-mode second breakdown are presented. It is shown that the reversebiased base-collector junction junction of a BJT undergoes a collapse of voltage when a very fast voltage ramp is applied across it. For an intermediate ramp rate, the device exhibits erratic behavior where it can go into either of two different states. Numerical simulations of the transient response of the voltage ramps applied to symmetrical p / n − / n + structures, shows existence of two very close breakdown states. It has been demonstrated that nature of breakdown is very sensitive to the voltage ramp. Faster ramp rates cause more favorable conditions for second breakdown to occur and the erratic nature has been explained due to the complex and coupled nature of the breakdown process and the buildup of electric field due to accumulation of carriers at n − / n + junction.
